This website works better with JavaScript
Página Principal
Explorar
Ajuda
Iniciar Sessão
bart
/
FPGC6
mirror de
https://github.com/bartpleiter/FPGC6
Vigiar
1
Colocar Estrela
0
Fork
0
Ficheiros
Problemas
0
Wiki
Ramo:
cpu100mhz
Ramos
Etiquetas
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
synopsys
/
vcsmx
bartpleiter
030e6c305e
More tests for 100mhz
há 5 meses atrás
..
synopsys_sim.setup
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
há 1 ano atrás
vcsmx_setup.sh
030e6c305e
More tests for 100mhz
há 5 meses atrás