No Description

bartpleiter 030e6c305e More tests for 100mhz 1 month ago
Assembler 9438941e15 Initial setup to simulate 100mhz cpu in verilog testbench. 2 months ago
BCC 82e6f5e60e Disable autosync in scripts and programs. Is now responsibility of user as it takes very long to sync and quickly becomes annoying. 3 months ago
Documentation 9438941e15 Initial setup to simulate 100mhz cpu in verilog testbench. 2 months ago
Graphics 0fd222280a Added halfres rendering mode to gpu and mu. Added millis counter to mu. Raycaster now renders at half resolution and many improvements. Now at 40 to 70fps. 10 months ago
Programmer 24c2098f9e Added buffer for asm and bcc. Other minor improvements. fgpc build tools are confirmed working by compiling raycast on device. 3 months ago
Quartus 030e6c305e More tests for 100mhz 1 month ago
Verilog 030e6c305e More tests for 100mhz 1 month ago
.gitattributes b9bc26129d Added gitattributes to ignore the huge UARTbootloader.asm file. Deleted old quartus test project. 2 years ago
.gitignore da7bf6bf21 Added script for uploading text file. Updated syncCfiles script. 3 months ago
LICENSE.txt 9ec3298860 Updated README and added licence so repo can go public now 2 years ago
README.md 3d9b4194f7 Added initial documentation 2 years ago
requirements.txt 01a00e1603 Update new repo link, add requirements.txt. 3 months ago

README.md

FPGC6

FPGC Logo

Project Wiki