This website works better with JavaScript
Inicio
Explorar
Axuda
Iniciar sesión
bart
/
FPGC6
réplica de
https://github.com/bartpleiter/FPGC6
Seguir
1
Destacar
0
Fork
0
Ficheiros
Incidencias
0
Wiki
Rama:
cpu100mhz
Ramas
Etiquetas
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
synopsys
/
vcsmx
bartpleiter
030e6c305e
More tests for 100mhz
hai 5 meses
..
synopsys_sim.setup
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
hai 1 ano
vcsmx_setup.sh
030e6c305e
More tests for 100mhz
hai 5 meses