This website works better with JavaScript
Home
Verkennen
Help
Inloggen
bart
/
FPGC6
spiegel van
https://github.com/bartpleiter/FPGC6
Volgen
1
Ster
0
Vork
0
Bestanden
Issues
0
Wiki
Aftakking:
cpu100mhz
Aftakkingen
Labels
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
synopsys
/
vcsmx
bartpleiter
030e6c305e
More tests for 100mhz
5 maanden geleden
..
synopsys_sim.setup
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 jaar geleden
vcsmx_setup.sh
030e6c305e
More tests for 100mhz
5 maanden geleden