This website works better with JavaScript
Почетна
Преглед
Помоћ
Пријавите се
bart
/
FPGC6
огледало од
https://github.com/bartpleiter/FPGC6
Прати
1
Волим
0
Креирај огранак
0
Датотеке
Дискусије
0
Вики
Дрво:
c1486c43e0
Гране
Ознаке
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
cadence
bart
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
пре 1 година
..
cds.lib
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
пре 1 година
hdl.var
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
пре 1 година
ncsim_setup.sh
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
пре 1 година