This website works better with JavaScript
Strona główna
Odkrywaj
Pomoc
Zaloguj się
bart
/
FPGC6
kopia lustrzana
https://github.com/bartpleiter/FPGC6
Obserwuj
1
Polub
0
Forkuj
0
Pliki
Problemy
0
Wiki
Drzewo:
c1486c43e0
Gałęzie
Tagi
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
cadence
bart
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 rok temu
..
cds.lib
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 rok temu
hdl.var
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 rok temu
ncsim_setup.sh
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 rok temu