This website works better with JavaScript
Начало
Каталог
Помощ
Вход
bart
/
FPGC6
огледало от
https://github.com/bartpleiter/FPGC6
Наблюдаван
1
Харесван
0
Разклонения
0
Файлове
Задачи
0
Уики
ИН на ревизия:
c1486c43e0
Клонове
Маркери
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
cadence
bart
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
преди 1 година
..
cds.lib
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
преди 1 година
hdl.var
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
преди 1 година
ncsim_setup.sh
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
преди 1 година