This website works better with JavaScript
Acasă
Explorează
Ajutor
Autentificare
bart
/
FPGC6
oglindă de
https://github.com/bartpleiter/FPGC6
Urmărește
1
Stea
0
Bifurcare
0
Fisiere
Probleme
0
Wiki
Arbore:
c1486c43e0
Ramuri
Etichete
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
cadence
bart
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 an în urmă
..
cds.lib
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 an în urmă
hdl.var
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 an în urmă
ncsim_setup.sh
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 an în urmă