| .. |
|
clkMux
|
e1bb01a621
Cleaned and renamed Quartus project.
|
1 год назад |
|
clock_pll_v
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
clock_pll_v_sim
|
e1bb01a621
Cleaned and renamed Quartus project.
|
1 год назад |
|
memory
|
7e81e7fa17
Added files missing from last commit (L1I cache).
|
1 год назад |
|
modules
|
82a433530c
Reverted L2 cache size to 1024 words for easier debugging.
|
1 год назад |
|
output_files
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 год назад |
|
FPGC.qpf
|
e1bb01a621
Cleaned and renamed Quartus project.
|
1 год назад |
|
FPGC.qsf
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 год назад |
|
FPGC.qws
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 год назад |
|
FPGC.sdc
|
e1bb01a621
Cleaned and renamed Quartus project.
|
1 год назад |
|
NTSC_pll.ppf
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 год назад |
|
NTSC_pll.qip
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
2 лет назад |
|
NTSC_pll.v
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 год назад |
|
NTSC_pll_bb.v
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 год назад |
|
clkMux.qsys
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
clkMux.sopcinfo
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
clock_pll.ppf
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 год назад |
|
clock_pll.qip
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
2 лет назад |
|
clock_pll.v
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 год назад |
|
clock_pll_bb.v
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 год назад |
|
clock_pll_v.cmp
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
clock_pll_v.qip
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
clock_pll_v.sip
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
clock_pll_v.spd
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
clock_pll_v.v
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
ddr.ppf
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
ddr.qip
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
ddr.v
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
ddr_bb.v
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 лет назад |
|
output_file.cof
|
e1bb01a621
Cleaned and renamed Quartus project.
|
1 год назад |
bart
82a433530c
Reverted L2 cache size to 1024 words for easier debugging.