Accueil Explorer Aide
Connexion
bart
/
FPGC6
miroir de https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Fichiers Tickets 0 Wiki
Aborescence: 82a433530c
Branches Tags
FPGC6
/
Quartus
bart 82a433530c Reverted L2 cache size to 1024 words for easier debugging. il y a 1 an
..
clkMux e1bb01a621 Cleaned and renamed Quartus project. il y a 1 an
clock_pll_v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
clock_pll_v_sim e1bb01a621 Cleaned and renamed Quartus project. il y a 1 an
memory 7e81e7fa17 Added files missing from last commit (L1I cache). il y a 1 an
modules 82a433530c Reverted L2 cache size to 1024 words for easier debugging. il y a 1 an
output_files da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. il y a 1 an
FPGC.qpf e1bb01a621 Cleaned and renamed Quartus project. il y a 1 an
FPGC.qsf da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. il y a 1 an
FPGC.qws da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. il y a 1 an
FPGC.sdc e1bb01a621 Cleaned and renamed Quartus project. il y a 1 an
NTSC_pll.ppf da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. il y a 1 an
NTSC_pll.qip b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram il y a 2 ans
NTSC_pll.v da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. il y a 1 an
NTSC_pll_bb.v da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. il y a 1 an
clkMux.qsys a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
clkMux.sopcinfo a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
clock_pll.ppf da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. il y a 1 an
clock_pll.qip b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram il y a 2 ans
clock_pll.v da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. il y a 1 an
clock_pll_bb.v da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. il y a 1 an
clock_pll_v.cmp a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
clock_pll_v.qip a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
clock_pll_v.sip a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
clock_pll_v.spd a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
clock_pll_v.v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
ddr.ppf a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
ddr.qip a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
ddr.v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
ddr_bb.v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. il y a 2 ans
output_file.cof e1bb01a621 Cleaned and renamed Quartus project. il y a 1 an