bart 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. há 1 ano atrás
..
mainpll 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
mainpll_sim 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
memory 7e81e7fa17 Added files missing from last commit (L1I cache). há 1 ano atrás
modules 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. há 1 ano atrás
output_files 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. há 1 ano atrás
FPGC.qpf e1bb01a621 Cleaned and renamed Quartus project. há 1 ano atrás
FPGC.qsf 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. há 1 ano atrás
FPGC.qws 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. há 1 ano atrás
FPGC.sdc e1bb01a621 Cleaned and renamed Quartus project. há 1 ano atrás
ddr.ppf a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. há 2 anos atrás
ddr.qip a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. há 2 anos atrás
ddr.v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. há 2 anos atrás
ddr_bb.v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. há 2 anos atrás
mainpll.bsf 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
mainpll.cmp 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
mainpll.ppf 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
mainpll.qip 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
mainpll.sip 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
mainpll.spd 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
mainpll.v 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
mainpll_sim.f 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. há 1 ano atrás
output_file.cof e1bb01a621 Cleaned and renamed Quartus project. há 1 ano atrás