This website works better with JavaScript
Home
Esplora
Aiuto
Accedi
bart
/
FPGC6
mirror da
https://github.com/bartpleiter/FPGC6
Segui
1
Vota
0
Forka
0
File
Problemi
0
Wiki
Ramo (Branch):
main
Rami (Branch)
Tag
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
cadence
bart
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 anno fa
..
cds.lib
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 anno fa
hdl.var
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 anno fa
ncsim_setup.sh
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 anno fa