1
0

buildToVerilog.sh 767 B

1234567891011121314151617
  1. # Build script for assembly files
  2. if (python3 Assembler.py > ../Programmer/code.list) # compile and write to code.list in Programmer folder
  3. then
  4. # convert list to binary files, then copy the files to verilog folder
  5. # comment out the uart flasher to use simulation instead
  6. #(cd ../Programmer && bash compileROM.sh && python3 uartFlasher.py && cp code.bin ../Verilog/memory/code.bin && echo "Compile and Copy done")
  7. # Simulation only version
  8. (cd ../Programmer && bash compileROM.sh && cp code.bin ../Verilog/memory/code.bin && echo "Compile and Copy done")
  9. # convert to text file
  10. (cd ../Verilog/memory && bash bin2txt.sh && echo "Converted to txt")
  11. else
  12. # print the error, which is in code.list
  13. (cat ../Programmer/code.list)
  14. fi