Domů Procházet Nápověda
Přihlásit se
bart
/
FPGC6
zrcadlo https://github.com/bartpleiter/FPGC6
1
0
Rozštěpit 0
Soubory Úkoly 0 Wiki
Strom: f746bbd20d
Větve Značky
FPGC6
/
Quartus
bart 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. před 1 rokem
..
mainpll 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
mainpll_sim 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
memory 7e81e7fa17 Added files missing from last commit (L1I cache). před 1 rokem
modules 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. před 1 rokem
output_files 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. před 1 rokem
FPGC.qpf e1bb01a621 Cleaned and renamed Quartus project. před 1 rokem
FPGC.qsf 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. před 1 rokem
FPGC.qws 69d109e653 Added hardware signed and unsigned integer division and modulo. Created simple integer calculator to test. Updated several programs and BDOS to use new division hardware while keeping software calculation as legacy functions. před 1 rokem
FPGC.sdc e1bb01a621 Cleaned and renamed Quartus project. před 1 rokem
ddr.ppf a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. před 2 roky
ddr.qip a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. před 2 roky
ddr.v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. před 2 roky
ddr_bb.v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. před 2 roky
mainpll.bsf 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
mainpll.cmp 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
mainpll.ppf 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
mainpll.qip 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
mainpll.sip 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
mainpll.spd 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
mainpll.v 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
mainpll_sim.f 9294ee0605 Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL. před 1 rokem
output_file.cof e1bb01a621 Cleaned and renamed Quartus project. před 1 rokem