bart/FPGC6 @ cpu100mhz

bartpleiter 030e6c305e More tests for 100mhz		il y a 5 mois
..
greybox_tmp	030e6c305e More tests for 100mhz	il y a 5 mois
L1Dcache.v	add43b75da L2 cache at 100MHz now greatly increases performance. Attempted to create l1i and l1d cache, but becomes unstable and the issue is difficult to similate/replicate. Therefore, all l1 cache is now bypassed and the code can be found in l1cacheUnstable.v. As no l1 cache anymore, I removed some ccache statements to increase performance as this instruction currently does nothing.	il y a 1 an
L1Icache.v	add43b75da L2 cache at 100MHz now greatly increases performance. Attempted to create l1i and l1d cache, but becomes unstable and the issue is difficult to similate/replicate. Therefore, all l1 cache is now bypassed and the code can be found in l1cacheUnstable.v. As no l1 cache anymore, I removed some ccache statements to increase performance as this instruction currently does nothing.	il y a 1 an
L2cache.v	f78729ea77 Fixed L2 cache state machine issue which was only present in the previous commit.	il y a 1 an
MemoryUnit.v	0fd222280a Added halfres rendering mode to gpu and mu. Added millis counter to mu. Raycaster now renders at half resolution and many improvements. Now at 40 to 70fps.	il y a 1 an
ROM.v	b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram	il y a 2 ans
SDRAMcontroller.v	28bcde6466 New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases.	il y a 1 an
SPIreader.v	b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram	il y a 2 ans
SRAM.v	030e6c305e More tests for 100mhz	il y a 5 mois
VRAM.v	6e3cd7cd9c PixelEngine now works in hardware with both HDMI and NTSC. Added pxtest and mandelbrot test programs.	il y a 1 an
qmegawiz_errors_log.txt	030e6c305e More tests for 100mhz	il y a 5 mois