Startsida Utforska Hjälp
Logga in
bart
/
FPGC6
spegling av https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Filer Ärenden 0 Wiki
Träd: 82a433530c
Grenar Taggar
FPGC6
/
Quartus
/
clock_pll_v_sim
bart e1bb01a621 Cleaned and renamed Quartus project. 1 år sedan
..
clock_pll_v.vo a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. 2 år sedan