Inicio Explorar Axuda
Iniciar sesión
bart
/
FPGC6
réplica de https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Ficheiros Incidencias 0 Wiki
Árbore: 2fe0518bb3
Ramas Etiquetas
FPGC6
/
Quartus
/
clock_pll_v_sim
bart e1bb01a621 Cleaned and renamed Quartus project. %!s(int64=2) %!d(string=hai) anos
..
clock_pll_v.vo a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. %!s(int64=2) %!d(string=hai) anos