Halaman utama Jelajahi Bantuan
Masuk
bart
/
FPGC6
cermin dari https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Berkas Masalah 0 Wiki
Pohon: f78729ea77
Ranting Tag
FPGC6
/
Quartus
/
clock_pll_v_sim
bart e1bb01a621 Cleaned and renamed Quartus project. 1 tahun lalu
..
clock_pll_v.vo a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. 2 tahun lalu