bart f3f3a43044 Added fixed-point signed divider to MU. Integrated into FPCALC. 1 год назад
..
CPU 3af9eecaa9 Added signed fixed point multiplication to ALU. 1 год назад
GPU da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. 1 год назад
IO f3f3a43044 Added fixed-point signed divider to MU. Integrated into FPCALC. 1 год назад
Memory f3f3a43044 Added fixed-point signed divider to MU. Integrated into FPCALC. 1 год назад
DtrReset.v b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 лет назад
FPGC6.v da2bff2ea2 Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking. 1 год назад
MultiStabilizer.v b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 лет назад