| .. |
|
CPU
|
3af9eecaa9
Added signed fixed point multiplication to ALU.
|
1 年之前 |
|
GPU
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 年之前 |
|
IO
|
f3f3a43044
Added fixed-point signed divider to MU. Integrated into FPCALC.
|
1 年之前 |
|
Memory
|
f3f3a43044
Added fixed-point signed divider to MU. Integrated into FPCALC.
|
1 年之前 |
|
DtrReset.v
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
2 年之前 |
|
FPGC.v
|
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
|
1 年之前 |
|
MultiStabilizer.v
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
2 年之前 |
bart
f3f3a43044
Added fixed-point signed divider to MU. Integrated into FPCALC.