Acasă Explorează Ajutor
Autentificare
bart
/
FPGC6
oglindă de https://github.com/bartpleiter/FPGC6
1
0
Bifurcare 0
Fisiere Probleme 0 Wiki
Arbore: da2bff2ea2
Ramuri Etichete
FPGC6
/
Assembler
bart 7e81e7fa17 Added files missing from last commit (L1I cache). 1 an în urmă
..
Bootloaders 7e81e7fa17 Added files missing from last commit (L1I cache). 1 an în urmă
SimTests 28bcde6466 New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases. 1 an în urmă
Assembler.py 7e81e7fa17 Added files missing from last commit (L1I cache). 1 an în urmă
CompileInstruction.py 7e81e7fa17 Added files missing from last commit (L1I cache). 1 an în urmă
buildToVerilog.sh 28bcde6466 New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases. 1 an în urmă
compileAndSend.sh 1026f4776c Cleaned up some files 2 ani în urmă
simulate.sh 1026f4776c Cleaned up some files 2 ani în urmă