Sākums Izpētīt Palīdzība
Pierakstīties
bart
/
FPGC6
spogulis no https://github.com/bartpleiter/FPGC6
1
0
Atdalīts 0
Faili Problēmas 0 Vikivietne
Koks: da2bff2ea2
Atzari Tagi
FPGC6
/
Assembler
bart 7e81e7fa17 Added files missing from last commit (L1I cache). 1 gadu atpakaļ
..
Bootloaders 7e81e7fa17 Added files missing from last commit (L1I cache). 1 gadu atpakaļ
SimTests 28bcde6466 New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases. 1 gadu atpakaļ
Assembler.py 7e81e7fa17 Added files missing from last commit (L1I cache). 1 gadu atpakaļ
CompileInstruction.py 7e81e7fa17 Added files missing from last commit (L1I cache). 1 gadu atpakaļ
buildToVerilog.sh 28bcde6466 New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases. 1 gadu atpakaļ
compileAndSend.sh 1026f4776c Cleaned up some files 2 gadi atpakaļ
simulate.sh 1026f4776c Cleaned up some files 2 gadi atpakaļ