This website works better with JavaScript
Domovská stránka
Prehľadávať
Pomoc
Prihlásiť sa
bart
/
FPGC6
zrkadlo
https://github.com/bartpleiter/FPGC6
Pridať medzi pozorované
1
Hviezda
0
Fork
0
Súbory
Issues
0
Wiki
Strom:
c1486c43e0
Branche
Tagy
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
1 rok pred
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
2 rokov pred
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
2 rokov pred