This website works better with JavaScript
Sākums
Izpētīt
Palīdzība
Pierakstīties
bart
/
FPGC6
spogulis no
https://github.com/bartpleiter/FPGC6
Vērot
1
Pievienot zvaigznīti
0
Atdalīts
0
Faili
Problēmas
0
Vikivietne
Koks:
c1486c43e0
Atzari
Tagi
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
1 gadu atpakaļ
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
2 gadi atpakaļ
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
2 gadi atpakaļ