This website works better with JavaScript
Home
Explore
Help
Sign In
bart
/
FPGC6
mirror of
https://github.com/bartpleiter/FPGC6
Watch
1
Star
0
Fork
0
Files
Issues
0
Wiki
Tree:
c1486c43e0
Branches
Tags
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
mentor
bart
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 year ago
..
msim_setup.tcl
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 year ago