This website works better with JavaScript
Página Principal
Explorar
Ajuda
Iniciar Sessão
bart
/
FPGC6
mirror de
https://github.com/bartpleiter/FPGC6
Vigiar
1
Colocar Estrela
0
Fork
0
Ficheiros
Problemas
0
Wiki
Árvore:
9b3e3a5eb7
Ramos
Etiquetas
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
há 1 ano atrás
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
há 2 anos atrás
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
há 2 anos atrás