This website works better with JavaScript
Inicio
Explorar
Axuda
Iniciar sesión
bart
/
FPGC6
réplica de
https://github.com/bartpleiter/FPGC6
Seguir
1
Destacar
0
Fork
0
Ficheiros
Incidencias
0
Wiki
Árbore:
9b3e3a5eb7
Ramas
Etiquetas
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
hai 1 ano
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
%!s(int64=2) %!d(string=hai) anos
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
%!s(int64=2) %!d(string=hai) anos