This website works better with JavaScript
Etusivu
Tutki
Apua
Kirjaudu sisään
bart
/
FPGC6
peilaus alkaen
https://github.com/bartpleiter/FPGC6
Tarkkaile
1
Äänestä
0
Fork
0
Tiedostot
Ongelmat
0
Wiki
Puu:
9b3e3a5eb7
Haarat
Tagit
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
mainpll_sim
/
cadence
bart
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 vuosi sitten
..
cds.lib
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 vuosi sitten
hdl.var
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 vuosi sitten
ncsim_setup.sh
9294ee0605
Removed unused PLLs from quartus design. Replaced main PLL with Cyclone V PLL.
1 vuosi sitten