This website works better with JavaScript
Strona główna
Odkrywaj
Pomoc
Zaloguj się
bart
/
FPGC6
kopia lustrzana
https://github.com/bartpleiter/FPGC6
Obserwuj
1
Polub
0
Forkuj
0
Pliki
Problemy
0
Wiki
Drzewo:
9438941e15
Gałęzie
Tagi
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
1 rok temu
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
2 lat temu
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
2 lat temu