This website works better with JavaScript
Начало
Каталог
Помощ
Вход
bart
/
FPGC6
огледало от
https://github.com/bartpleiter/FPGC6
Наблюдаван
1
Харесван
0
Разклонения
0
Файлове
Задачи
0
Уики
ИН на ревизия:
9438941e15
Клонове
Маркери
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
преди 1 година
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
преди 2 години
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
преди 2 години