Home Verkennen Help
Inloggen
bart
/
FPGC6
spiegel van https://github.com/bartpleiter/FPGC6
1
0
Vork 0
Bestanden Issues 0 Wiki
Boom: 82a433530c
Aftakkingen Labels
FPGC6
/
Assembler
bart 7e81e7fa17 Added files missing from last commit (L1I cache). 1 jaar geleden
..
Bootloaders 7e81e7fa17 Added files missing from last commit (L1I cache). 1 jaar geleden
SimTests 28bcde6466 New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases. 1 jaar geleden
Assembler.py 7e81e7fa17 Added files missing from last commit (L1I cache). 1 jaar geleden
CompileInstruction.py 7e81e7fa17 Added files missing from last commit (L1I cache). 1 jaar geleden
buildToVerilog.sh 28bcde6466 New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases. 1 jaar geleden
compileAndSend.sh 1026f4776c Cleaned up some files 2 jaren geleden
simulate.sh 1026f4776c Cleaned up some files 2 jaren geleden