Няма описание

bart 2287e54c6b Integrated valid bits into cache block ram. Reset now iteratively clears the entire cache. Allows for much lower FPGA usage and better timings. Should be able to greatly increase cache size as there is an abundance of BRAM. преди 1 година
Assembler 7e81e7fa17 Added files missing from last commit (L1I cache). преди 1 година
BCC 52f2819774 Removed leftover ccache instructions from debugging instability problems. Commented out required ccache instructions for when L1I cache returns in the future. преди 1 година
Documentation 9a285550c0 Updated documentation a bit, added newlines to BENCH, removed wrong comments from L2cache.v преди 1 година
Graphics c4599a63cc New documentation structure. Updated some documentation. Added relevant graphics scripts and files from FPGC5 repo. преди 2 години
Programmer 52f2819774 Removed leftover ccache instructions from debugging instability problems. Commented out required ccache instructions for when L1I cache returns in the future. преди 1 година
Quartus 2287e54c6b Integrated valid bits into cache block ram. Reset now iteratively clears the entire cache. Allows for much lower FPGA usage and better timings. Should be able to greatly increase cache size as there is an abundance of BRAM. преди 1 година
SublimeText3 1026f4776c Cleaned up some files преди 2 години
Verilog 2287e54c6b Integrated valid bits into cache block ram. Reset now iteratively clears the entire cache. Allows for much lower FPGA usage and better timings. Should be able to greatly increase cache size as there is an abundance of BRAM. преди 1 година
.gitattributes b9bc26129d Added gitattributes to ignore the huge UARTbootloader.asm file. Deleted old quartus test project. преди 2 години
.gitignore a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. преди 2 години
LICENSE.txt 9ec3298860 Updated README and added licence so repo can go public now преди 2 години
README.md 3d9b4194f7 Added initial documentation преди 2 години

README.md

FPGC6

FPGC Logo

Project Wiki