Keine Beschreibung

bartpleiter 030e6c305e More tests for 100mhz vor 6 Monaten
Assembler 9438941e15 Initial setup to simulate 100mhz cpu in verilog testbench. vor 6 Monaten
BCC 82e6f5e60e Disable autosync in scripts and programs. Is now responsibility of user as it takes very long to sync and quickly becomes annoying. vor 7 Monaten
Documentation 9438941e15 Initial setup to simulate 100mhz cpu in verilog testbench. vor 6 Monaten
Graphics 0fd222280a Added halfres rendering mode to gpu and mu. Added millis counter to mu. Raycaster now renders at half resolution and many improvements. Now at 40 to 70fps. vor 1 Jahr
Programmer 24c2098f9e Added buffer for asm and bcc. Other minor improvements. fgpc build tools are confirmed working by compiling raycast on device. vor 7 Monaten
Quartus 030e6c305e More tests for 100mhz vor 6 Monaten
Verilog 030e6c305e More tests for 100mhz vor 6 Monaten
.gitattributes b9bc26129d Added gitattributes to ignore the huge UARTbootloader.asm file. Deleted old quartus test project. vor 2 Jahren
.gitignore da7bf6bf21 Added script for uploading text file. Updated syncCfiles script. vor 7 Monaten
LICENSE.txt 9ec3298860 Updated README and added licence so repo can go public now vor 2 Jahren
README.md 3d9b4194f7 Added initial documentation vor 2 Jahren
requirements.txt 01a00e1603 Update new repo link, add requirements.txt. vor 8 Monaten

README.md

FPGC6

FPGC Logo

Project Wiki