mainpll.spd 184 B

123456
  1. <?xml version="1.0" encoding="UTF-8"?>
  2. <simPackage>
  3. <file path="mainpll_sim/mainpll.vo" type="VERILOG" />
  4. <topLevel name="mainpll" />
  5. <deviceFamily name="cyclonev" />
  6. </simPackage>