Inicio Explorar Axuda
Iniciar sesión
bart
/
FPGC6
réplica de https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Ficheiros Incidencias 0 Wiki
Árbore: f3f3a43044
Ramas Etiquetas
FPGC6
/
Verilog
/
modules
/
IO
bart f3f3a43044 Added fixed-point signed divider to MU. Integrated into FPCALC. hai 1 ano
..
Divider.v f3f3a43044 Added fixed-point signed divider to MU. Integrated into FPCALC. hai 1 ano
Keyboard.v 916054063a Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design %!s(int64=2) %!d(string=hai) anos
LEDvisualizer.v 916054063a Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design %!s(int64=2) %!d(string=hai) anos
NESpadReader.v 916054063a Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design %!s(int64=2) %!d(string=hai) anos
OStimer.v 916054063a Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design %!s(int64=2) %!d(string=hai) anos
SimpleSPI.v 916054063a Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design %!s(int64=2) %!d(string=hai) anos
UARTrx.v 916054063a Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design %!s(int64=2) %!d(string=hai) anos
UARTtx.v 916054063a Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design %!s(int64=2) %!d(string=hai) anos