Etusivu Tutki Apua
Kirjaudu sisään
bart
/
FPGC6
peilaus alkaen https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Tiedostot Ongelmat 0 Wiki
Puu: da2bff2ea2
Haarat Tagit
FPGC6
/
Quartus
/
clock_pll_v
bart a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. 2 vuotta sitten
..
clock_pll_v_0002.qip a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. 2 vuotta sitten
clock_pll_v_0002.v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. 2 vuotta sitten