| .. |
|
CPU
|
9b3e3a5eb7
Initial progress with faster design.
|
il y a 2 mois |
|
GPU
|
0fd222280a
Added halfres rendering mode to gpu and mu. Added millis counter to mu. Raycaster now renders at half resolution and many improvements. Now at 40 to 70fps.
|
il y a 1 an |
|
IO
|
0fd222280a
Added halfres rendering mode to gpu and mu. Added millis counter to mu. Raycaster now renders at half resolution and many improvements. Now at 40 to 70fps.
|
il y a 1 an |
|
Memory
|
9b3e3a5eb7
Initial progress with faster design.
|
il y a 2 mois |
|
DtrReset.v
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
il y a 2 ans |
|
FPGC6.v
|
0fd222280a
Added halfres rendering mode to gpu and mu. Added millis counter to mu. Raycaster now renders at half resolution and many improvements. Now at 40 to 70fps.
|
il y a 1 an |
|
FPGC6Simplified.v
|
9b3e3a5eb7
Initial progress with faster design.
|
il y a 2 mois |
|
MultiStabilizer.v
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
il y a 2 ans |
bartpleiter
9b3e3a5eb7
Initial progress with faster design.