Halaman utama Jelajahi Bantuan
Masuk
bart
/
FPGC6
cermin dari https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Berkas Masalah 0 Wiki
Cabang: EP4CE15
Ranting Tag
FPGC6
/
Quartus
/
modules
/
GPU
/
NTSC
/
greybox_tmp
bart b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 tahun lalu
..
cbx_args.txt b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 tahun lalu