| .. |
|
L1Dcache.v
|
add43b75da
L2 cache at 100MHz now greatly increases performance. Attempted to create l1i and l1d cache, but becomes unstable and the issue is difficult to similate/replicate. Therefore, all l1 cache is now bypassed and the code can be found in l1cacheUnstable.v. As no l1 cache anymore, I removed some ccache statements to increase performance as this instruction currently does nothing.
|
пре 1 година |
|
L1DcacheUnstable.v
|
add43b75da
L2 cache at 100MHz now greatly increases performance. Attempted to create l1i and l1d cache, but becomes unstable and the issue is difficult to similate/replicate. Therefore, all l1 cache is now bypassed and the code can be found in l1cacheUnstable.v. As no l1 cache anymore, I removed some ccache statements to increase performance as this instruction currently does nothing.
|
пре 1 година |
|
L1Icache.v
|
add43b75da
L2 cache at 100MHz now greatly increases performance. Attempted to create l1i and l1d cache, but becomes unstable and the issue is difficult to similate/replicate. Therefore, all l1 cache is now bypassed and the code can be found in l1cacheUnstable.v. As no l1 cache anymore, I removed some ccache statements to increase performance as this instruction currently does nothing.
|
пре 1 година |
|
L1IcacheUnstable.v
|
add43b75da
L2 cache at 100MHz now greatly increases performance. Attempted to create l1i and l1d cache, but becomes unstable and the issue is difficult to similate/replicate. Therefore, all l1 cache is now bypassed and the code can be found in l1cacheUnstable.v. As no l1 cache anymore, I removed some ccache statements to increase performance as this instruction currently does nothing.
|
пре 1 година |
|
L2cache.v
|
f78729ea77
Fixed L2 cache state machine issue which was only present in the previous commit.
|
пре 1 година |
|
MemoryUnit.v
|
0fd222280a
Added halfres rendering mode to gpu and mu. Added millis counter to mu. Raycaster now renders at half resolution and many improvements. Now at 40 to 70fps.
|
пре 1 година |
|
MemoryUnitSimplified.v
|
9b3e3a5eb7
Initial progress with faster design.
|
пре 2 месеци |
|
ROM.v
|
55f619efae
Initial commit with some empty Verilog template code from FPGC5
|
пре 2 година |
|
SDRAMcontroller.v
|
28bcde6466
New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases.
|
пре 1 година |
|
SPIreader.v
|
916054063a
Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design
|
пре 2 година |
|
SRAM.v
|
9b3e3a5eb7
Initial progress with faster design.
|
пре 2 месеци |
|
VRAM.v
|
6dc8fc396f
Added Pixel Engine in simulation.
|
пре 2 година |
|
mt48lc16m16a2.v
|
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
|
пре 2 година |
|
w25q128jv.v
|
916054063a
Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design
|
пре 2 година |
bartpleiter
9b3e3a5eb7
Initial progress with faster design.