1
0

verilog.sublime-build 685 B

12345678
  1. //my static compile script, will not work on practically any other PC, so modify the path to your files
  2. //it is static so I can compile my testbench while not having to switch tabs to the testbench file
  3. {
  4. // "shell_cmd": "iverilog -o /home/bart/Documents/FPGA/FPGC6/Verilog/output/output /home/bart/Documents/FPGA/FPGC6/Verilog/testbench/B32P_tb.v && vvp /home/bart/Documents/FPGA/FPGC6/Verilog/output/output",
  5. "shell_cmd": "iverilog -o /home/bart/Documents/FPGA/FPGC6/Verilog/output/output /home/bart/Documents/FPGA/FPGC6/Verilog/testbench/FPGC_tb.v && vvp /home/bart/Documents/FPGA/FPGC6/Verilog/output/output",
  6. "file_patterns": ["*.v"]
  7. }
  8. //also, you can use $file for current file