Kezdőlap Felfedezés Súgó
Bejelentkezés
bart
/
FPGC6
tükrözi: https://github.com/bartpleiter/FPGC6
1
0
Másolás 0
Fájlok Problémák 0 Wiki
Fa: 8d56c91fea
Branch-ok Tag-ek
FPGC6
/
Quartus
/
clkMux
/
simulation
/
cadence
bart b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 éve
..
cds_libs b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 éve
cds.lib b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 éve
hdl.var b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 éve
ncsim_setup.sh b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 éve