clkMux.qsys 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. <?xml version="1.0" encoding="UTF-8"?>
  2. <system name="$${FILENAME}">
  3. <component
  4. name="$${FILENAME}"
  5. displayName="$${FILENAME}"
  6. version="1.0"
  7. description=""
  8. tags="INTERNAL_COMPONENT=true"
  9. categories="System" />
  10. <parameter name="bonusData"><![CDATA[bonusData
  11. {
  12. element altclkctrl_0
  13. {
  14. datum _sortIndex
  15. {
  16. value = "0";
  17. type = "int";
  18. }
  19. }
  20. }
  21. ]]></parameter>
  22. <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
  23. <parameter name="device" value="EP4CE15F23C8" />
  24. <parameter name="deviceFamily" value="Cyclone IV E" />
  25. <parameter name="deviceSpeedGrade" value="8" />
  26. <parameter name="fabricMode" value="QSYS" />
  27. <parameter name="generateLegacySim" value="false" />
  28. <parameter name="generationId" value="0" />
  29. <parameter name="globalResetBus" value="false" />
  30. <parameter name="hdlLanguage" value="VERILOG" />
  31. <parameter name="hideFromIPCatalog" value="true" />
  32. <parameter name="lockedInterfaceDefinition" value="" />
  33. <parameter name="maxAdditionalLatency" value="1" />
  34. <parameter name="projectName" value="" />
  35. <parameter name="sopcBorderPoints" value="false" />
  36. <parameter name="systemHash" value="0" />
  37. <parameter name="testBenchDutName" value="" />
  38. <parameter name="timeStamp" value="0" />
  39. <parameter name="useTestBenchNamingPattern" value="false" />
  40. <instanceScript></instanceScript>
  41. <interface
  42. name="altclkctrl_input"
  43. internal="altclkctrl_0.altclkctrl_input"
  44. type="conduit"
  45. dir="end">
  46. <port name="inclk1x" internal="inclk1x" />
  47. <port name="inclk0x" internal="inclk0x" />
  48. <port name="clkselect" internal="clkselect" />
  49. </interface>
  50. <interface
  51. name="altclkctrl_output"
  52. internal="altclkctrl_0.altclkctrl_output"
  53. type="conduit"
  54. dir="end">
  55. <port name="outclk" internal="outclk" />
  56. </interface>
  57. <module
  58. name="altclkctrl_0"
  59. kind="altclkctrl"
  60. version="21.1"
  61. enabled="1"
  62. autoexport="1">
  63. <parameter name="CLOCK_TYPE" value="1" />
  64. <parameter name="DEVICE_FAMILY" value="Cyclone IV E" />
  65. <parameter name="ENA_REGISTER_MODE" value="1" />
  66. <parameter name="GUI_USE_ENA" value="false" />
  67. <parameter name="NUMBER_OF_CLOCKS" value="2" />
  68. <parameter name="USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION" value="false" />
  69. </module>
  70. <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  71. <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
  72. <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
  73. <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
  74. </system>