| .. |
|
NTSC.v
|
1026f4776c
Cleaned up some files
|
před 2 roky |
|
PhaseGen.v
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
před 2 roky |
|
RGB332toNTSC.v
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
před 2 roky |
|
RGBtoYPhaseAmpl.v
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
před 2 roky |
bart
1026f4776c
Cleaned up some files