This website works better with JavaScript
홈
탐색
도움말
로그인
bart
/
FPGC6
의 미러
https://github.com/bartpleiter/FPGC6
Watch
1
Star
0
포크
0
파일
이슈
0
위키
트리:
8074ec0f67
브랜치
태그
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
1 년 전
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
2 년 전
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
2 년 전