Domovská stránka Prehľadávať Pomoc
Prihlásiť sa
bart
/
FPGC6
zrkadlo https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Súbory Issues 0 Wiki
Strom: 2fe0518bb3
Branche Tagy
FPGC6
/
Quartus
/
clock_pll_v
bart a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. 2 rokov pred
..
clock_pll_v_0002.qip a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. 2 rokov pred
clock_pll_v_0002.v a76905443f Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work. 2 rokov pred