| .. |
|
Bootloaders
|
7e81e7fa17
Added files missing from last commit (L1I cache).
|
1 vuosi sitten |
|
SimTests
|
28bcde6466
New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases.
|
1 vuosi sitten |
|
Assembler.py
|
7e81e7fa17
Added files missing from last commit (L1I cache).
|
1 vuosi sitten |
|
CompileInstruction.py
|
7e81e7fa17
Added files missing from last commit (L1I cache).
|
1 vuosi sitten |
|
buildToVerilog.sh
|
28bcde6466
New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases.
|
1 vuosi sitten |
|
compileAndSend.sh
|
1026f4776c
Cleaned up some files
|
2 vuotta sitten |
|
simulate.sh
|
1026f4776c
Cleaned up some files
|
2 vuotta sitten |
bart
7e81e7fa17
Added files missing from last commit (L1I cache).