This website works better with JavaScript
Главная
Обзор
Помощь
Вход
bart
/
FPGC6
зеркало из
https://github.com/bartpleiter/FPGC6
Следить
1
В избранное
0
Ответвить
0
Файлы
Задачи
0
Вики
Дерево:
0fd222280a
Ветки
Метки
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
2 лет назад
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
2 лет назад
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
2 лет назад