This website works better with JavaScript
Acasă
Explorează
Ajutor
Autentificare
bart
/
FPGC6
oglindă de
https://github.com/bartpleiter/FPGC6
Urmărește
1
Stea
0
Bifurcare
0
Fisiere
Probleme
0
Wiki
Arbore:
0fd222280a
Ramuri
Etichete
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
2 ani în urmă
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
2 ani în urmă
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
2 ani în urmă