This website works better with JavaScript
Startseite
Erkunden
Hilfe
Anmelden
bart
/
FPGC6
Mirror von
https://github.com/bartpleiter/FPGC6
Beobachten
1
Favorit hinzufügen
0
Fork
0
Dateien
Issues
0
Wiki
Struktur:
0fd222280a
Branches
Tags
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
FPGC6
/
Quartus
/
modules
/
GPU
/
HDMI
bart
e1bb01a621
Cleaned and renamed Quartus project.
vor 2 Jahren
..
RGB2HDMI.v
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
vor 2 Jahren
TMDSenc.v
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
vor 2 Jahren