Startsida Utforska Hjälp
Logga in
bart
/
FPGC6
spegling av https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Filer Ärenden 0 Wiki
Gren: main
Grenar Taggar

Commit History

Upphovsman SHA1 Meddelande Datum
  bart b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 år sedan